Abstract-
Introduction-The 3D sequential integration scheme offers the possibility to fully use the third dimension potential, i.e, to connect two stacked layers at the transistor scale whereas 3D parallel integration is limited to connecting blocks of a few thousand transistors ( Fig.1 ). However, its implementation faces the challenge of being able to process a high performance top transistor at Low Temperature (LT) in order to preserve the bottom FET from any degradation, as the stacked FETs are fabricated sequentially (Fig.2) . In this case, the stacked wafers are processed separately. In the sequential scheme, the transistors are processed sequentially above each other.
In this paper, the challenges of 3D sequential integration, (i.e. 1-stable performance bottom FET, 2-high quality top substrate fabrication, 3-top FET LT processing) will be presented as well as the proposed solutions to achieve such integration. Examples of potential applications are also reviewed.
Device fabrication-The process flow enabling to tackle the above mentioned challenges is presented in Fig.3 to obtain a crystalline semiconductor layer above processed transistors. Molecular bonding clearly stands apart from other techniques: first, it suppresses the need for Seed Windows (SW) required in recrystallization techniques [5] [6] [7] [8] [9] [10] and thus allows higher integration density. In addition, bonding benefits from pristine crystalline quality and accurate thickness control.
Seed window (SW)
Poly Active layer transfers with semiconductor and interlayer dielectric thicknesses down to 10 and 25nm respectively have been demonstrated ( Fig.6 (a) &12). Perfect bonding at the wafer scale is evidenced with acoustic and infrared characterization in Fig.6b&c . Low temperature process (600°C) for top FET is achievable thanks to the use of SPE and high-K gate oxide. Indeed, as shown in Fig.7 , SPE anneal at 600°C leads to similar I ON /I OFF trade-off than standard 1050°C spike anneal for both n&pFETs. These FDSOI transistors have been processed at CEA-leti. The LT process does not increases GIDL leakage as shown in Fig.8 . This is explained by the role of buried oxide on the end of range defects dissolution [16] which is enhanced in thin FDSOI devices (T Si =6nm). Finally, LT process presents an improved gate leakage versus EOT trade-off than HT process (Fig.10-left) . The EOT reduction is explained by a 4 Å thinner interfacial oxide (Fig.10-right) . Fig.11 benchmarks the technological options used in state-of-the art 3D sequential demonstrators. It highlights the interest of molecular bonding together with the 600°C process scheme, enabling the integration of bottom salicide. LG=50nm and ultra thin interlayer dielectric TILD=23nm, TSi=10nm.
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3D structures demonstration-
Performance benchmark of the top pFETs with the state of the art is presented in Fig.13 . For the same I OFF of 100nA/μm, the 600°C top p-FET reaches comparable I ON values (taking into account the smaller V DD ) than the top pFET of [3, 6] (processed at 650°C + spike anneal activation >1000°C). Note that using HT spike anneal for top dopant activation is detrimental for bottom FET performance (Ni salicide agglomeration and additional dopant diffusion). 3D integrated p-FETs (benchmark) [7] 3D integrated p-FETs (benchmark) [7] contacts pitch close to planar contact pitch (Fig.1) . This enables circuit partitioning at a fine granularity (i.e. at transistor/gate scale), which yields new potential applications. For example, such high density 3D contacts can be helpful for FPGAs, highly miniaturized imagers [19] and CMOS gates. Gain in performance is possible through the integration of the best suited technologies for different functions on distinct levels. Fig.16 summarizes the possibilities of co-integrations adapted to the different split functions. Such heterogeneous co-integration in a planar scheme would lead to complex and thus costly process. It is worth noting that the partitioning of the different functions described in Fig.16 can only be achieved in sequential integration thanks to its low 3D contacts pitch (in opposition to TSV technology with its 10µm pitch) as highlighted in Fig 18 . [19] (c) 3D cascaded inverter in 65 nm node. The partitioning described in Fig.16 is achievable thanks to the 3D contact at the transistor scale.
As these proposed applications are built from matrix of full custom cells, their design can be achieved without using 3D place and route tools. By extending this concept to complex digital ASIC, it is envisaged to stack logic cells in a 3D arrangement. The issue of 3D place and routing is settled thanks to a new 2D to 3D transformation technique [20] , which is based on smaller standard cell stacking on top of bigger cells (Fig.19) . This enables the use of standard 2D place and route algorithm. Using this tool, a 15% reduction in the average interconnect length and a x1.8 improvement in overall power·delay·area product are predicted for the 45nm node (Fig. 20) . Finally, because of their regular and dense architectures, memories would largely benefit from 3D sequential integration. Indeed, it appears that, to continue to decrease bit cost, stacking will be more efficient than scaling [22] .
Conclusion-Thanks to its ability to offer fine-grain circuit partitioning at the transistor scale, 3D sequential integration opens up a new field of applications and design. It enables both increasing the density and performances without resorting to aggressive scaling. Its key technological enablers are molecular bonding and low temperature top FET process which lead to design 3D transistors matching the targets of advanced nodes thanks to low access resistance, salicide, scaled EOT, optimized threshold voltage and mobility boosters.
